marcorealacci/master-degree-notes
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

vault backup: 2025-03-10 09:30:11

Browse source
This commit is contained in:
Marco Realacci 2025-03-10 09:30:11 +01:00
parent e26da85610
commit d53e1037ad
4 changed files with 3 additions and 118 deletions
Download patch file Download diff file Expand all files Collapse all files

2
Concurrent Systems/notes/1 - CS Basics.md
View file

@ -113,4 +113,4 @@ Atomic R/W registers are storage units that can be accessed through two operatio
- locks instantaneous (it can be depicted as a single point on the timeline: there exist $t : OpInv \to R+$)
- may be located in any point between its starting and ending time
- does not happen together with any other operation ($t$ is injective)
2. Every READ returns the closest preceding value written in the register, or the initial value (if no WRITE has occurred).
2. Every READ returns the closest preceding value written in the register, or the initial value (if no WRITE has occurred).